View WM8591GEDSRV_1226854.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w wm8591 24-bit, 192khz stereo codec wolfson microelectronics plc w :: www.wolfsonmicro.com product preview, may 2005, rev 1.0 copyright ? 2005 wolfson microelectronics plc description the wm8591 is a high performance, stereo audio codec with single-ended inputs and differential outputs. it is ideal for surround sound processing applications for home hi-fi, dvd- rw and other audio visual equipment. the stereo 24-bit multi-bit sigma delta adc has programmable gain with limiting control. digital audio output word lengths from 16-32 bits and sampling rates from 32khz to 96khz are supported. a stereo multi-bit sigma delta dac is used with digital audio input word lengths from 16-32 bits and sampling rates from 32khz to 192khz. the wm8591 supports fully independent sample rates for the adc and dac. the audio data interface supports i 2 s, left justified, right justified and dsp formats. the device is controlled in software via a 2-wire serial interface which provides access to all features including volume controls, mutes, and de-emphasis facilities. the device is available in a 28-pin ssop package. features ? audio performance ? 110db snr (a weighted @ 48khz) dac ? 102db snr (a weighted @ 48khz) adc ? dac sampling frequency: 32khz C 192khz ? adc sampling frequency: 32khz C 96khz ? stereo adc input analogue gain adjust from +24db to C21db in 0.5db steps ? adc digital gain from -21.5db to -103db in 0.5db steps ? programmable limiter on adc input. ? stereo dac with differential analogue line outputs. ? 2-wire serial control interface ? master or slave clocking mode ? programmable audio data interface modes ? i 2 s, left, right justified or dsp ? 16/20/24/32 bit word lengths ? 4.5v to 5.5v analogue, 2.7v to 3.6v digital supply operation ? 28-pin ssop package applications block diagram ? surround sound av processors and hi-fi systems ? dvd-rw
wm8591 product preview w pp rev 1.0 may 2005 2 table of contents description .......................................................................................................1 features.............................................................................................................1 applications .....................................................................................................1 block diagram .................................................................................................1 table of contents .........................................................................................2 pin configuration...........................................................................................3 ordering information ..................................................................................3 absolute maximum ratings.........................................................................5 electrical characteristics ......................................................................6 terminology ............................................................................................................ 8 master clock timing......................................................................................9 digital audio interface C master mode ......................................................... 9 digital audio interface C slave mode .......................................................... 10 control interface timing C 2-wire serialcontrol ................................. 12 device description .......................................................................................13 introduction ......................................................................................................... 13 audio data sampling rates............................................................................... 13 zero detect ........................................................................................................... 15 powerdown modes ............................................................................................. 15 internal power on reset circuit.................................................................. 16 digital audio interface ..................................................................................... 18 control interface operation ........................................................................ 22 control interface registers ........................................................................ 23 adc/dac synchronization ................................................................................. 32 limiter / automatic level control (alc) ...................................................... 33 register map ......................................................................................................... 37 digital filter characteristics ...............................................................44 dac filter responses......................................................................................... 45 adc filter responses......................................................................................... 46 adc high pass filter ........................................................................................... 46 digital de-emphasis characteristics........................................................... 47 applications information .........................................................................48 recommended external components .......................................................... 48 package dimensions ....................................................................................49 important notice ..........................................................................................50 address: .................................................................................................................. 50
product preview wm8591 w pp rev 1.0 may 2005 3 pin configuration ordering information device temperature range package moisture sensitivity level peak soldering temperature wm8591geds/v -25 to +85 o c 28-pin ssop (lead free) msl2 260 c wm8591geds/rv -25 to +85 o c 28-pin ssop (lead free, tape and reel) msl2 260 c note: reel quantity = 2,000
wm8591 product preview w pp rev 1.0 may 2005 4 pin description pin name type description 1 di digital input serial interface data 2 cl digital input serial interface clock 3 zflagr digital output (open drain) right channel zero flag output (external pull-up required) 4 zflagl digital output (open drain) left channel zero flag output (external pull-up required) 5 adclrc digital input/output adc left/right word clock 6 adcbclk digital input/output adc audio interface bit clock 7 adcmclk digital input master adc clock; 256, 384, 512 or 768fs (fs = word clock frequency) 8 dout digital output adc data output 9 daclrc digital input/output dac left/right word clock 10 dacbclk digital input/output dac audio interface bit clock 11 dacmclk digital input master dac clock; 256, 384, 512, 768fs or 1152fs (fs = word clock frequency) 12 din digital input dac data input 13 dvdd supply digital positive supply 14 dgnd supply digital negative supply 15 voutrp analogue output dac right channel positive output 16 voutrn analogue output dac right channel negative output 17 voutlp analogue output dac left channel positive output 18 voutln analogue output dac left channel negative output 19 agnd supply analogue negative supply and substrate connection 20 refn analogue input negative reference input 21 vmid analogue output midrail divider decoupling pin; must be externally decoupled 22 refp analogue input positive reference input 23 avdd supply analogue positive supply 24 nc no connection 25 ainl analogue input left channel input 26 nc no connection 27 ainr analogue input right channel input 28 ce digital input 2-wire address select notes: 1. digital input pins have schmitt trigger input buffers.
product preview wm8591 w pp rev 1.0 may 2005 5 absolute maximum ratings absolute maximum ratings are stress ratings only. permanent damage to the device may be caused by continuously operating at or beyond these limits. device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified. esd sensitive device. this device is manufactured on a cmos process. it is therefore generically susceptible to damage from excessive static voltages. proper esd precautions must be taken during handling and storage of this device. wolfson tests its package types according to ipc/jedec j-std-020b for moisture sensitivity to determine acceptable storage conditions prior to surface mount assembly. these levels are: msl1 = unlimited floor life at <30 c / 85% relative humidity. not normally stored in moisture barrier bag. msl2 = out of bag storage for 1 year at <30 c / 60% relative humidity. supplied in moisture barrier bag. msl3 = out of bag storage for 168 hours at <30 c / 60% relative humidity. supplied in moisture barrier bag. the moisture sensitivity level for each package type is specified in ordering information. condition min max digital supply voltage, dvdd -0.3v +3.63v analogue supply voltage, avdd -0.3v +7v voltage range digital inputs dgnd -0.3v dvdd + 0.3v voltage range analogue inputs agnd -0.3v avdd +0.3v master clock frequency 37mhz operating temperature range, t a -25 c +85 c storage temperature -65 c +150 c notes: 1. analogue and digital grounds must always be within 0.3v of each other.
wm8591 product preview w pp rev 1.0 may 2005 6 recommended operating conditions parameter symbol test conditions min typ max unit digital supply range dvdd 2.7 3.3 3.6 v analogue supply range avdd, dacrefp 4.5 5 5.5 v ground agnd, dgnd, dacrefn, adcrefgnd 0 v difference dgnd to agnd -0.3 0 +0.3 v note: digital supply dvdd must never be more than 0.3v greater than avdd. electrical characteristics test conditions avdd = 5v, dvdd = 3.3v, agnd = 0v, dgnd = 0v, t a = +25 o c, fs = 48khz, mclk = 256fs unless otherwise stated. parameter symbol test conditions min typ max unit digital logic levels (cmos levels) input low level v il 0.3 x dvdd v input high level v ih 0.7 x dvdd v output low v ol i ol =1ma 0.1 x dvdd v output high v oh i oh =1ma 0.9 x dvdd v digital input leakage current 0.9 a digital input leakage capacitance tbd pf analogue reference levels reference voltage v vmid avdd/2 v potential divider resistance r vmid 50 k ? dac performance (load = 10k ? , 50pf) 0dbfs full scale output voltage 2.0 x avdd/5 vrms snr (note 1,2) snr a-weighted, @ fs = 48khz 105 110 db snr (note 1,2) snr a-weighted @ fs = 96khz 109 db dynamic range (note 2) dnr a-weighted, -60db full scale input 100 110 db total harmonic distortion thd 1khz, 0dbfs -97 -90 db dac channel separation 130 db channel level matching 1khz signal 0.1 db channel phase deviation 1khz signal 0.04 degree 1khz 100mvpp 50 db power supply rejection ratio psrr 20hz to 20khz 100mvpp 45 db adc performance input signal level (0db) 1.0 x avdd/5 vrms snr (note 1,2) snr a-weighted, 0db gain @ fs = 48khz 93 102 db snr (note 1,2) snr a-weighted, 0db gain @ fs = 96khz 64 x osr 99 db dynamic range (note 2) dnr a-weighted, -60db full scale input 102 db 1khz, 0dbfs -90 db total harmonic distortion thd 1khz, -3dbfs -95 -85 db
product preview wm8591 w pp rev 1.0 may 2005 7 test conditions avdd = 5v, dvdd = 3.3v, agnd = 0v, dgnd = 0v, t a = +25 o c, fs = 48khz, mclk = 256fs unless otherwise stated. adc channel separation 1khz input 85 db channel level matching 1khz signal 0.1 db channel phase deviation 1khz signal 0.06 degree programmable gain step size 0.25 0.5 0.75 db programmable gain range (analogue) 1khz input -21 +24 db programmable gain range (digital) 1khz input -103 -21.5 db mute attenuation (note 4) 1khz input, 0db gain 97 db 1khz 100mvpp 59 db power supply rejection ratio psrr 20hz to 20khz 100mvpp 56 db pga gain = +24db 4.5 k ? pga gain = 0db 37.4 k ? input resistance pga gain = -21db 69.0 k ? input capacitance 1 pf supply current analogue supply current avdd = 5v 54 ma digital supply current dvdd = 3.3v 7.4 ma analogue powerdown current avdd = 5v 132 a digital powerdown current dvdd = 3.3v 2.7 a crosstalk 1khz signal, adc fs = 48khz, dac fs = 44.1khz 115 db dac to adc 20khz signal, adc fs = 48khz, dac fs = 44.1khz 130 db 1khz signal, adc fs = 48khz, dac fs = 44.1khz 131 db adc to dac 20khz signal, adc fs = 48khz, dac fs = 44.1khz 138 db notes: 1. ratio of output level with 1khz full scale input, to the output level with all zeros into the digital input, measured a weighted. 2. all performance measurements done with 20khz low pass filter, and where noted an a-weight filter. failure to use such a filter will result in higher thd+n and lower snr and dynamic range readings than are found in the electrical characteristics. the low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values. 3. all performance measurement done using certain timings conditions (please refer to section digital audio interface). 4. a better mute attenuation can be achieved if the adc gain is set to minimum.
wm8591 product preview w pp rev 1.0 may 2005 8 terminology 1. signal-to-noise ratio (db) C snr is a measure of the difference in level between the full scale output and the output with no signal applied. (no auto-zero or automute function is employed in achieving these results). 2. dynamic range (db) C dnr is a measure of the difference between the highest and lowest portions of a signal. normally a thd+n measurement at 60db below full scale. the measured signal is then corrected by adding the 60db to it. (e.g. thd+n @ -60db= -32db, dr= 92db). 3. thd+n (db) C thd+n is a ratio, of the rms values, of (noise + distortion)/signal. 4. stop band attenuation (db) C is the degree to which the frequency spectrum is attenuated (outside audio band). 5. channel separation (db) C also known as cross-talk. this is a measure of the amount one channel is isolated from the other. normally measured by sending a full scale signal down one channel and measuring the other. 6. pass-band ripple C any variation of the frequency response in the pass-band region.
product preview wm8591 w pp rev 1.0 may 2005 9 master clock timing mclk t mclkl t mclkh t mclky figure 1 master clock timing requirements test conditions avdd = 5v, dvdd = 3.3v, agnd = 0v, dgnd = 0v, t a = +25 o c, fs = 48khz, adc/dacmclk = 256fs unless otherwise stated. parameter symbol test conditions min typ max unit system clock timing information adc/dacmclk system clock pulse width high t mclkh 11 ns adc/dacmclk system clock pulse width low t mclkl 11 ns adc/dacmclk system clock cycle time t mclky 27 ns adc/dacmclk duty cycle 40:60 60:40 table 1 master clock timing requirements digital audio interface C master mode figure 2 audio interface C master mode adcbclk dout adclrc din daclrc wm8591 codec dvd controller dacbclk
wm8591 product preview w pp rev 1.0 may 2005 10 adcbclk/ dacbclk (output) dout adclrc/ daclrc (outputs) t dl din t dda t dht t dst figure 3 digital audio data timing C master mode test conditions avdd = 5v, dvdd = 3.3v, agnd = 0v, dgnd = 0v, t a = +25 o c, master mode, fs = 48khz, adc/dacmclk = 256fs unless otherwise stated. parameter symbol test conditions min typ max unit audio data input timing information adc/daclrc propagation delay from adc/dacbclk falling edge t dl 0 10 ns dout propagation delay from adcbclk falling edge t dda 0 10 ns din setup time to dacbclk rising edge t dst 10 ns din hold time from dacbclk rising edge t dht 10 ns table 2 digital audio data timing C master mode digital audio interface C slave mode figure 4 audio interface C slave mode adcbclk dout adclrc din daclrc wm8591 codec dvd controller dacbclk
product preview wm8591 w pp rev 1.0 may 2005 11 adcbclk/ dacbclk daclrc/ adclrc t bch t bcl t bcy din dout t lrsu t ds t lrh t dh t dd figure 5 digital audio data timing C slave mode test conditions avdd = 5v, dvdd = 3.3v, agnd = 0v, dgnd = 0v, t a = +25 o c, slave mode, fs = 48khz, adc/dacmclk = 256fs unless otherwise stated. parameter symbol test conditions min typ max unit audio data input timing information adc/dacbclk cycle time t bcy 50 ns adc/dacbclk pulse width high t bch 20 ns adc/dacbclk pulse width low t bcl 20 ns daclrc/adclrc set-up time to adc/dacbclk rising edge t lrsu 10 ns daclrc/adclrc hold time from adc/dacbclk rising edge t lrh 10 ns din set-up time to dacbclk rising edge t ds 10 ns din hold time from dacbclk rising edge t dh 10 ns dout propagation delay from adcbclk falling edge t dd 0 10 ns table 3 digital audio data timing C slave mode note: adclrc and daclrc should be synchronous with mclk, although the wm8591 interface is tolerant of phase variations or jitter on these signals.
wm8591 product preview w pp rev 1.0 may 2005 12 control interface timing C 2-wire serialcontrol t 3 t 1 t 6 t 9 t 2 t 5 t 7 t 3 t 4 t 8 di cl figure 6 control interface timing C 2-wire serial control mode (mode=0) test conditions avdd = 5v, dvdd = 3.3v, agnd, dgnd = 0v, t a = +25 o c, fs = 48khz, mclk = 256fs unless otherwise stated parameter symbol min typ max unit program register input information cl frequency 0 526 khz cl low pulse-width t 1 1.3 us cl high pulse-width t 2 600 ns hold time (start condition) t 3 600 ns setup time (start condition) t 4 600 ns data setup time t 5 100 ns di, cl rise time t 6 300 ns di, cl fall time t 7 300 ns setup time (stop condition) t 8 600 ns data hold time t 9 900 ns pulse width of spikes that will be suppressed t ps 0 5 ns table 4 2-wire control interface timing information
product preview wm8591 w pp rev 1.0 may 2005 13 device description introduction wm8591 is a complete differential 2-channel dac, single-ended 2-channel adc audio codec, including digital interpolation and decimation filters, multi-bit sigma delta stereo adc, and switched capacitor multi-bit sigma delta dacs with output smoothing filters. it is available in a single package and controlled by a 2-wire serial interface. the dac and adc have separate left/right clocks, bit clocks, master clocks and data i/os. the audio interfaces may be independently configured to operate in either master or slave mode. in slave mode adclrc, daclrc, adcbclk and dacbclk are all inputs. in master mode adclrc, daclrc, adcbclk and dacbclk are outputs. the adc has an analogue input pga and a digital gain control, accessed by one register write. the input pga allows input signals to be gained up to +24db and attenuated down to -21db in 0.5db steps. the digital gain control allows attenuation from -21.5db to -103db in 0.5db steps. this allows the user maximum flexibility in the use of the adc. the dac has its own digital volume control, which is adjustable between 0db and -127.5db in 0.5db steps. in addition a zero cross detect circuit is provided for digital volume controls. the digital volume control detects a transition through the zero point before updating the volume. this minimises audible clicks and zipper noise as the gain values change. control of internal functionality of the device is by 2-wire serial control interface. the interface may be asynchronous to the audio data interface as control data will be re-synchronised to the audio processing internally. operation using system clock of 128fs, 192fs, 256fs, 384fs, 512fs, 768fs or 1152fs (dac only) is provided. adc and dac may run at different rates. master clock sample rates (fs) from less than 32khz up to 192khz are allowed, provided the appropriate system clock is input. the audio data interface supports right, left and i 2 s interface formats along with a highly flexible dsp serial port interface. audio data sampling rates in a typical digital audio system there is only one central clock source producing a reference clock to which all audio data processing is synchronised. this clock is often referred to as the audio systems master clock. the wm8591 uses separate master clocks for the adc and dac. the external master system clocks can be applied directly through the adcmclk and dacmclk input pins with no software configuration necessary. in a system where there are a number of possible sources for the reference clock it is recommended that the clock source with the lowest jitter be used to optimise the performance of the adc and dac. in slave mode the wm8591 has a master detection circuit that automatically determines the relationship between the master clock frequency and the sampling rate (to within +/- 32 system clocks). if there is a greater than 32 clocks error the interface is disabled and maintains the output level at the last sample. the master clock must be synchronised with adclrc/daclrc, although the wm8591 is tolerant of phase variations or jitter on this clock. the adc supports system clock to sampling clock ratios of 256fs to 768fs. the dacs support ratios of 256fs to 1152fs when the dac signal processing of the wm8591 is programmed to operate at 128 times oversampling rate (dacosr=0). the dacs support system clock to sampling clock ratios of 128fs and 192fs when the wm8591 is programmed to operate at 64 times oversampling rate (dacosr=1). the adc signal processing in the wm8591 can operate at either 128 times oversampling rate (adcosr=0) or 64 times oversampling rate (adcosr=1). it is recommended that adcosr is set to 1 for adc operation at 96khz.
wm8591 product preview w pp rev 1.0 may 2005 14 table 5 shows the typical system clock frequencies for adc operation at both 128 times oversampling rate (adcosr=0) and 64 times oversampling rate (adcosr=1), and dac operation at 128 times oversampling rate (dacosr=0). table 6 shows typical system clock frequencies for dac operation at 64 times oversampling rate (dacosr =1). system clock frequency (mhz) sampling rate (adclrc/ daclrc) 256fs 384fs 512fs 768fs 1152fs (dac only) 32khz 8.192 12.288 16.384 24.576 36.864 44.1khz 11.2896 16.9340 22.5792 33.8688 unavailable 48khz 12.288 18.432 24.576 36.864 unavailable 96khz 24.576 36.864 unavailable unavailable unavailable table 5 adc and dac system clock frequencies versus sampling rate (adc operation at either 128 times oversampling rate (adcosr=0) or 64 times oversampling rate (adcosr=1), dac operation at 128 times oversampling rate, dacosr=0) system clock frequency (mhz) sampling rate (daclrc) 128fs 192fs 96khz 12.288 18.432 192khz 24.576 36.864 table 6 dac system clock frequencies versus sampling rate at 64 times oversampling rate (dacosr=1) in master mode dacbclk, adcbclk, daclrc and adclrc are generated by the wm8591. the frequencies of adclrc and daclrc are set by setting the required ratio of dacmclk to daclrc and adcmclk to adclrc using the dacrate and adcrate control bits (table 7). adcrate[2:0]/ dacrate[2:0] adcmclk/dacmclk: adclrc/daclrc ratio 000 128fs (dac only) 001 192fs (dac only) 010 256fs 011 384fs 100 512fs 101 768fs table 7 master mode mclk: adclrc/daclrc ratio select table 8 shows the settings for adcrate and dacrate for common sample rates and adcmclk/dacmclk frequencies. system clock frequency (mhz) 128fs 192fs 256fs 384fs 512fs 768fs sampling rate (daclrc/ adclrc) dacrate =000 dacrate =001 adcrate/ dacrate =010 adcrate/ dacrate =011 adcrate/ dacrate =100 adcrate/ dacrate =101 32khz 4.096 6.144 8.192 12.288 16.384 24.576 44.1khz 5.6448 8.467 11.2896 16.9340 22.5792 33.8688 48khz 6.144 9.216 12.288 18.432 24.576 36.864 96khz 12.288 18.432 24.576 36.864 unavailable unavailable 192khz 24.576 36.864 unavailable unavailable unavailable unavailable table 8 master mode adc/daclrc frequency selection
product preview wm8591 w pp rev 1.0 may 2005 15 adcbclk and dacbclk are also generated by the wm8591. the frequency of adcbclk and dacbclk can be set in software. bclk can be set to mclk/4, 64fs or 128fs. if dsp mode is selected as the audio interface mode then bclk can be set to mclk, 64fs or 128fs. note that dsp mode cannot be used in 128fs mode for word lengths greater than 16 bits or in 192fs mode for word lengths greater than 24 bits. zero detect the wm8591 has a zero detect circuit for each dac channel, which detects when 1024 consecutive zero samples have been input. the two zero flag outputs (zflagl and zflagr) may be programmed to output the zero detect signals (see table 9) that may then be used to control external muting circuits. the zflagl and zflagr pins require a pull-up resistor to be connected (see external components diagram). the zflagl and zflagr pads will pull low to indicate that the zero condition has been detected. the polarity of the zero flag signals can be changed by setting the zflagpol bit. when this bit is set, the zflagl and zflagr pins will pull low when the zero condition is not found and will go to high impedance when the zero condition is detected. the zero detect may also be used to automatically enable the mute by setting izd. the zero flag output may be disabled by setting dzfm to 00. table 9 zero flag control powerdown modes the wm8591 has powerdown control bits allowing specific parts of the wm8591 to be powered off when not being used. control bit adcpd powers off the adc. the stereo dac has a separate powerdown control bit, dacpd allowing the dac to be powered off when not in use. setting adcpd and dacpd will powerdown everything except the references vmid, refn and refp. setting pdwn will override all other powerdown control bits. it is recommended that adcpd and dacpd are set before setting pdwn. the default is for all blocks to be enabled. register address bit label default description sets adcbclk and dacbclk rate in master mode bclk_rate bclk output frequency 00 mclk/4 (mclk in dsp mode) 01 mclk/4 (mclk in dsp mode) 10 64fs r28 (1ch) 0011100 adc/dac synchronization 3:2 bclk_rate 00 11 128fs register address bit label default description zflag decode dzfm zflagl zflagr 00 zero flag disabled zero flag disabled 01 left channel zero right channel zero 10 both channel zero both channel zero 2:1 dzfm 10 11 either channels zero either channel zero zflag polarity zflagpol zflagl zflagr 0 pin pulls low to indicate zero conidition, high impedance otherwise r9 (09h) 0001001 dac mute 4 zflagpol 0 1 pin is high impedance when zero condition detected, pulls low otherwise
wm8591 product preview w pp rev 1.0 may 2005 16 internal power on reset circuit figure 7 internal power on reset circuit schematic the wm8591 includes an internal power on reset circuit which is used reset the digital logic into a default state after power up. figure 7 shows a schematic of the internal por circuit. the por circuit is powered from avdd. the circuit monitors dvdd and vmid and asserts porb low if dvdd or vmid are below the minimum threshold vpor_off. on power up, the por circuit requires avdd to be present to operate. porb is asserted low until avdd and dvdd and vmid are established. when avdd, dvdd, and vmid have been established, porb is released high, all registers are in their default state and writes to the digital interface may take place. on power down, porb is asserted low whenever dvdd or vmid drop below the minimum threshold vpor_off. if avdd is removed at any time, the internal power on reset circuit is powered down and porb will follow avdd. in most applications the time required for the device to release porb high will be determined by the charge time of the vmid node.
product preview wm8591 w pp rev 1.0 may 2005 17 figure 8 typical power up sequence where dvdd is powered before avdd figure 9 typical power up sequence where avdd is powered before dvdd typical por operation (typical values, not tested) symbol min typ max unit v pora 0.5 0.7 1.0 v v porr 0.5 0.7 1.1 v v pora_off 1.0 1.4 2.0 v v pord_off 0.6 0.8 1.0 v
wm8591 product preview w pp rev 1.0 may 2005 18 in a real application the designer is unlikely to have control of the relative power up sequence of avdd and dvdd. using the por circuit to monitor vmid ensures a reasonable delay between applying power to the device and device ready. figure 8 and figure 9 show typical power up scenarios in a real system. both avdd and dvdd must be established and vmid must have reached the threshold vporr before the device is ready and can be written to. any writes to the device before device ready will be ignored. figure 8 shows dvdd powering up before avdd. figure 9 shows avdd powering up before dvdd. in both cases, the time from applying power to device ready is dominated by the charge time of vmid. a 10uf cap is recommended for decoupling on vmid. the charge time for vmid will dominate the time required for the device to become ready after power is applied. the time required for vmid to reach the threshold is a function of the vmid resistor string and the decoupling capacitor. the resistor string has an typical equivalent resistance of 50kohm (+/-20%). assuming a 10uf capacitor, the time required for vmid to reach threshold of 1v is approx 110ms. digital audio interface master and slave modes the audio interface operates in either slave or master mode, selectable using the ms control bit. in both master and slave modes din is always an inpu t to the wm 8591 and dout is always an output. the default is slave mode. in slave mode (ms=0) adclrc, daclrc, adcbclk and dacbclk are inputs to the wm8591 (figure 10). din and daclrc are sampled by the wm8591 on the rising edge of dacbclk, adclrc is sampled on the rising edge of adcbclk. adc data is output on dout and changes on the falling edge of adcbclk. by setting control bits adcbcp or dacbcp the polarity of adcbclk and dacbclk may be reversed so that din and daclrc are sampled on the falling edge of dacbclk, adclrc is sampled on the falling edge of adcbclk and dout changes on the rising edge of adcbclk. figure 10 slave mode in master mode (ms=1) adclrc, daclrc, adcbclk and dacbclk are outputs from the wm8591 (figure 11). adclrc, daclrc, adcbclk and dacbclk are generated by the wm8591. din is sampled by the wm8591 on the rising edge of dacbclk so the controller must output dac data that changes on the falling edge of dacbclk. adc data is output on dout and changes on the falling edge of adcbclk. by setting control bits adcbcp and dacbcp, the polarity of adcbclk and dacbclk may be reversed so that din is sampled on the falling edge of dacbclk and dout changes on the rising edge of adcbclk. adcbclk dout adclrc din daclrc wm8591 codec dvd controller dacbclk
product preview wm8591 w pp rev 1.0 may 2005 19 figure 11 master mode audio interface formats audio data is applied to the internal dac filters or output from the adc filters, via the digital audio interface. 5 popular interface formats are supported: ? left justified mode ? right justified mode ? i 2 s mode ? dsp early mode ? dsp late mode all 5 formats send the msb first and support word lengths of 16, 20, 24 and 32 bits, with the exception of 32 bit right justified mode, which is not supported. in left justified, right justified and i 2 s modes, the digital audio interface receives dac data on the din input and outputs adc data on dout. audio data for each stereo channel is time multiplexed with adclrc/daclrc indicating whether the left or right channel is present. adclrc/daclrc is also used as a timing reference to indicate the beginning or end of the data words. in left justified, right justified and i 2 s modes; the minimum number of bclks per daclrc/adclrc period is 2 times the selected word length. adclrc/daclrc must be high for a minimum of word length bclks and low for a minimum of word length bclks. any mark to space ratio on adclrc/daclrc is acceptable provided the above requirements are met. in dsp early or dsp late mode, daclrc is used as a frame sync signal to identify the msb of the first word. the minimum number of dacbclks per daclrc period is 2 times the selected word length. any mark to space ratio is acceptable on daclrc provided the rising edge is correctly positioned. the adc data may also be output in dsp early or late modes, with adclrc used as a frame sync to identify the msb of the first word. the minimum number of adcbclks per adclrc period is 2 times the selected word length. left justified mode in left justified mode, the msb of din is sampled by the wm8591 on the first rising edge of dacbclk following a daclrc transition. the msb of the adc data is output on dout and changes on the same falling edge of adcbclk as adclrc and may be sampled on the rising edge of adcbclk. adclrc and daclrc are high during the left samples and low during the right samples (figure 12). adcbclk dout adclrc din daclrc wm8591 codec dvd controlle r dacbclk
wm8591 product preview w pp rev 1.0 may 2005 20 left channel right channel daclrc/ adclrc dacbclk/ adcbclk din/ dout 1/fs n 3 2 1 n-2 n-1 lsb msb n 3 2 1 n-2 n-1 lsb msb figure 12 left justified mode timing diagram right justified mode in right justified mode, the lsb of din is sampled by the wm8591 on the rising edge of dacbclk preceding a daclrc transition. the lsb of the adc data is output on dout and changes on the falling edge of adcbclk preceding a adclrc transition and may be sampled on the rising edge of adcbclk. adclrc and daclrc are high during the left samples and low during the right samples (figure 13). left channel right channel daclrc/ adclrc dacbclk/ adcbclk din/ dout 1/fs n 3 2 1 n-2 n-1 lsb msb n 3 2 1 n-2 n-1 lsb msb figure 13 right justified mode timing diagram i 2 s mode in i 2 s mode, the msb of din is sampled by the wm8591 on the second rising edge of dacbclk following a daclrc transition. the msb of the adc data is output on dout and changes on the first falling edge of adcbclk following an adclrc transition and may be sampled on the rising edge of adcbclk. adclrc and daclrc are low during the left samples and high during the right samples. left channel right channel daclrc/ adclrc dacbclk/ adcbclk din/ dout 1/fs n 3 2 1 n-2 n-1 lsb msb n 3 2 1 n-2 n-1 lsb msb 1 bclk 1 bclk figure 14 i 2 s mode timing diagram
product preview wm8591 w pp rev 1.0 may 2005 21 dsp modes in dsp/pcm mode, the left channel msb is available on either the 1 st (mode b) or 2 nd (mode a) rising edge of bclk (selectable by lrp) following a rising edge of lrc. right channel data immediately follows left channel data. depending on word length, bclk frequency and sample rate, there may be unused bclk cycles between the lsb of the right channel data and the next sample. in device master mode, the lrc output will resemble the frame pulse shown in figure 15 and figure 16. in device slave mode, figure 17 and figure 18, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one bclk period before the rising edge of the next frame pulse. figure 15 dsp/pcm mode audio interface (mode a, lrp=0, master) figure 16 dsp/pcm mode audio interface (mode b, lrp=1, master)
wm8591 product preview w pp rev 1.0 may 2005 22 figure 17 dsp/pcm mode audio interface (mode a, lrp=0, slave) figure 18 dsp/pcm mode audio interface (mode b, lrp=0, slave) control interface operation the wm8591 is controlled by writing to registers through a serial control interface. a control word consists of 16 bits. the first 7 bits (b15 to b9) are address bits that select which control register is accessed. the remaining 9 bits (b8 to b0) are data bits, corresponding to the 9 bits in each control register. the control interface operates as a 2-wire mpu interface. 2-wire serial control the wm8591 supports software control via a 2-wire serial bus. many devices can be controlled by the same bus, and each device has a unique 7-bit address (this is not the same as the 7-bit address of each register in the wm8591). the controller indicates the start of data transfer with a high to low transition on di while cl remains high. this indicates that a device address and data will follow. all devices on the 2-wire bus respond to the start condition and shift in the next eight bits on di (7-bit address + read/write bit, msb first). if the device address received matches the address of the wm8591 and the r/w bit is 0, indicating a write, then the wm8591 responds by pulling di low on the next clock pulse (ack). i f the address is not recognised or the r/w bit is 1 , the wm 8591 returns to the idle condition and wai t for a new start condition and valid address. once the wm8591 has acknowledged a correct address, the controller sends the first byte of control data (b15 to b8, i.e. the wm8591 register address plus the first bit of register data). the wm8591 then acknowledges the first data byte by pulling di low for one clock pulse. the controller then sends the second byte of control data (b7 to b0, i.e. the remaining 8 bits of register data), and the wm8591 acknowledges again by pulling di low.
product preview wm8591 w pp rev 1.0 may 2005 23 the transfer of data is complete when there is a low to high transition on di while cl is high. after receiving a complete address and data sequence the wm8591 returns to the idle state and waits for another start condition. if a start or stop condition is detected out of sequence at any point during data transfer (i.e. di changes while cl is high), the device jumps to the idle condition. figure 19 2-wire serial interface 1. b[15:9] are control address bits 2. b[8:0] are control data bits the wm8591 has two possible device addresses, which can be selected using the ce pin. ce state device address low 0011010 (0 x 34h) high 0011011 (0 x 36h) table 10 2-wire mpu interface address selection control interface registers digital audio interface control register interface format is selected via the fmt[1:0] register bits: register address bit label default description r10 (0ah) 0001010 dac interface control 1:0 dacfmt [1:0] 01 r11 (0bh) 0001011 adc interface control 1:0 adcfmt [1:0] 01 interface format select 00 : right justified mode 01: left justified mode 10: i 2 s mode 11: dsp (early or late) mode in left justified, right justified or i 2 s modes, the lrp register bit controls the polarity of adclrc/daclrc. if this bit is set high, the expected polarity of adclrc/daclrc will be the opposite of that shown figure 12, figure 13, etc. note that if this feature is used as a means of swapping the left and right channels, a 1 sample phase difference will be introduced. in dsp modes, the lrp register bit is used to select between early and late modes. register address bit label default description r10 (0ah) 0001010 dac interface control 2 daclrp 0 r11 (0bh) 0001011 adc interface control 2 adclrp 0 in left/right/ i 2 s modes: adclrc/daclrc polarity (normal) 0 : normal adclrc/daclrc polarity 1: inverted adclrc/daclrc polarity in dsp mode: 0 : early dsp mode 1: late dsp mode by default, adclrc, daclrc and din are sampled on the rising edge of adcbclk and dacbclk and should ideally change on the falling edge. data sources that change adclrc/daclrc and din on the rising edge of adcbclk/dacbclk can be supported by setting the bcp register bit. setting bcp to 1 inverts the polarity of bclk to the inverse of that shown in figure 12, figure 13, etc.
wm8591 product preview w pp rev 1.0 may 2005 24 register address bit label default description r10 (0ah) 0001010 dac interface control 3 dacbcp 0 r11 (0bh) 0001011 adc interface control 3 adcbcp 0 bclk polarity (dsp modes) 0 : normal bclk polarity 1: inverted bclk polarity the wl[1:0] bits are used to control the input word length. register address bit label default description r10 (0ah) 0001010 dac interface control 5:4 dacwl [1:0] 10 r11 (0bh) 0001011 adc interface control 5:4 adcwl [1:0] 10 word length 00 : 16 bit data 01: 20 bit data 10: 24 bit data 11: 32 bit data note: if 32-bit mode is selected in right justified mode, the wm8591 defaults to 24 bits. in all modes, the data is signed 2s complement. the digital filters always input 24-bit data. if the dac is programmed to receive 16 or 20 bit data, the wm8591 pads the unused lsbs with zeros. if the dac is programmed into 32 bit mode, the 8 lsbs are ignored. note: in 24 bit i 2 s mode, any width of 24 bits or less is supported provided that adclrc/daclrc is high for a minimum of 24 bclks and low for a minimum of 24 bclks. a number of options are available to control how data from the digital audio interface is applied to the dac. master modes control bit adcms selects between audio interface master and slave modes for adc. in adc master mode adclrc and adcbclk are outputs and are generated by the wm8591. in slave mode adclrc and adcbclk are inputs to wm8591. register address bit label default description r12 (0ch) 0001100 interface control 8 adcms 1 audio interface master/slave mode select for adc: 0 : slave mode 1: master mode control bit dacms selects between audio interface master and slave modes for the dac. in dac master mode daclrc and dacbclk are outputs and are generated by the wm8591. in slave mode daclrc and dacbclk are inputs to wm8591. register address bit label default description r12 (0ch) 0001100 interface control 7 dacms 0 audio interface master/slave mode select for dac: 0 : slave mode 1: master mode master mode adclrc/daclrc frequency select in adc master mode the wm8591 generates adclrc and adcbclk, in dac master mode the wm8591 generates daclrc and dacbclk. these clocks are derived from the master clock (adcmclk or dacmclk). the ratios of adcmclk to adclrc and dacmclk to daclrc are set by adcrate and dacrate respectively.
product preview wm8591 w pp rev 1.0 may 2005 25 register address bit label default description 2:0 adcrate[2:0] 010 master mode mclk:adclrc ratio select: 010: 256fs 011: 384fs 100: 512fs 101: 768fs r12 (0ch) 0001100 adclrc and daclrc frequency select 6:4 dacrate[2:0] 010 master mode mclk:daclrc ratio select: 000: 128fs 001: 192fs 010: 256fs 011: 384fs 100: 512fs 101: 768fs adc oversampling rate select for adc operation at 96khz it is recommended that the user set the adcosr bit. this changes the adc signal processing oversample rate to 64fs. operation is explained further in table 5. register address bit label default description r12 (0ch) 0001100 adc oversampling rate 3 adcosr 0 adc oversampling rate select 0: 128x oversampling 1: 64x oversampling dac oversampling rate select control bit dacosr allows the user to select the dac internal signal processing oversampling rate. operation is described in table 5 and table 6. register address bit label default description r10 (0ah) 0001010 dac oversampling rate 8 dacosr 0 dac oversampling rate select 0: 128x oversampling 1: 64x oversampling mute modes setting mute for the dac will apply a soft mute to the input of the digital filters of the channel muted. register address bit label default description r9 (09h) 0001001 dac mute 3 dmute 0 dac soft mute select 0 : normal operation 1: soft mute enabled
wm8591 product preview w pp rev 1.0 may 2005 26 figure 20 application and release of soft mute figure 20 shows the application and release of dmute whilst a full amplitude sinusoid is being played at 48khz sampling rate. when dmute (lower trace) is asserted, the output (upper trace) begins to decay exponentially from the dc level of the last input sample. the output will decay towards v mid with a time constant of approximately 64 input samples. if dmute is applied to both channels for 1024 or more input samples the dac will be muted if izd is set. when dmute is de- asserted, the output will restart immediately from the current input sample. note that all other means of muting the dac: setting the pl[3:0] bits to 0, setting the pdwn bit or setting attenuation to 0 will cause much more abrupt muting of the output. -2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5 0 0.001 0.002 0.003 0.004 0.005 0.006 time(s)
product preview wm8591 w pp rev 1.0 may 2005 27 adc mute each adc channel also has an individual mute control bit, which mutes the input to the adc pga. by setting the lrboth bit (reg22, bit 8) both channels can be muted simultaneously. register address bit label default description r21 (15h) 0010101 adc mute left 1 mutela 0 adc mute select 0 : normal operation 1: mute adc left r21 (15h) 0001111 adc mute right 0 mutera 0 adc mute select 0 : normal operation 1: mute adc right de-emphasis mode the de-emphasis filter for the dac is enabled under the control of deemp. register address bit label default description r9 (09h) 0001001 dac de-emphasis control 0 deemph 0 de-emphasis mode select: 0 : normal mode 1: de-emphasis mode refer to figure 30, figure 31, figure 32, figure 33, figure 34 and figure 35 for details of the de- emphasis modes at different sample rates. powerdown mode and adc/dac disable setting the pdwn register bit immediately powers down the wm8591, including the references, overriding all other powerdown control bits. all trace of the previous input samples is removed, but all control register settings are preserved. when pdwn is cleared, the digital filters will be re-initialised. it is recommended that the buffer, adc and dac are powered down before setting pdwn. register address bit label default description r13 (0dh) 0001101 powerdown control 0 pdwn 0 power down mode select: 0 : normal mode 1: power down mode the adc and dac may also be powered down by setting the adcpd and dacpd disable bits. setting adcpd will disable the adc and select a low power mode. the adc digital filters will be reset and will reinitialise when adcpd is reset. the dac has a separate disable dacpd. setting dacpd will disable the dac, mixer and output pgas. resetting dacpd will reinitialise the digital filters. register address bit label default description 1 adcpd 0 adc powerdown: 0 : normal mode 1: power down mode r13 (0dh) 0001101 powerdown control 2 dacpd 0 dac powerdown: 0 : normal mode 1: power down mode
wm8591 product preview w pp rev 1.0 may 2005 28 digital attenuator control mode setting the atc register bit causes the left channel attenuation settings to be applied to both left and right channel dacs from the next audio input sample. no update to the attenuation registers is required for atc to take effect. register address bit label default description r7 (07h) 0000111 dac channel control 1 atc 0 attenuator control mode: 0 : right channel use right attenuation 1: right channel use left attenuation infinite zero detect enable setting the izd register bit will enable the internal infinite zero detect function: register address bit label default description r7 (07h) 0000111 dac channel control 2 izd 0 infinite zero mute enable 0 : disable infinite zero mute 1: enable infinite zero mute with izd enabled, applying 1024 consecutive zero input samples to the dac will cause both dac outputs to be muted. mute will be removed as soon as any channel receives a non-zero input. dac output control the dac output control word determines how the left and right inputs to the audio interface are applied to the left and right dacs: register address bit label default description pl[3:0] left output right output 0000 mute mute 0001 left mute 0010 right mute 0011 (l+r)/2 mute 0100 mute left 0101 left left 0110 right left 0111 (l+r)/2 left 1000 mute right 1001 left right 1010 right right 1011 (l+r)/2 right 1100 mute (l+r)/2 1101 left (l+r)/2 1110 right (l+r)/2 r7 (07h) 0000111 dac control 7:4 pl[3:0] 1001 1111 (l+r)/2 (l+r)/2
product preview wm8591 w pp rev 1.0 may 2005 29 dac digital volume control the dac volume may also be adjusted in the digital domain using independent digital attenuation control registers register address bit label default description 7:0 lda[7:0] 11111111 (0db) digital attenuation data for left channel dacl in 0.5db steps. see table 11 r3 (03h) 0000011 digital attenuation dacl 8 updated not latched controls simultaneous update of attenuation latches 0: store lda in intermediate latch (no change to output) 1: store lda and update attenuation on both channels 7:0 rda[6:0] 11111111 (0db) digital attenuation data for right channel dacr in 0.5db steps. see table 11 r4 (04h) 0000100 digital attenuation dacr 8 updated not latched controls simultaneous update of attenuation latches 0: store rda in intermediate latch (no change to output) 1: store rda and update attenuation on both channels. 7:0 mda[7:0] 11111111 (0db) digital attenuation data for dac channels in 0.5db steps. see table 11 r5 (05h) 0000101 master digital attenuation (both channels) 8 updated not latched controls simultaneous update of attenuation latches 0: store gain in intermediate latch (no change to output) 1: store gain and update attenuation on channels. l/rda[7:0] attenuation level 00(hex) - db (mute) 01(hex) -127db : : : : : : fe(hex) -0.5db ff(hex) 0db table 11 digital volume control attenuation levels the digital volume control also incorporates a zero cross detect circuit which detects a transition through the zero point before updating the digital volume control with the new volume. this is enabled by control bit dzcen. register address bit label default description r7 (07h) 0000111 dac control 0 dzcen 0 dac digital volume zero cross enable: 0: zero cross detect disabled 1: zero cross detect enabled dac output phase the dac phase control word determines whether the output of the dac is non-inverted or inverted register address bit label default description bit dac phase 0 dacl 1 = invert r6 (06h) 0000110 dac phase 1:0 phase [1:0] 00 1 dacr 1 = invert
wm8591 product preview w pp rev 1.0 may 2005 30 adc gain control the adc has an analogue input pga and digital gain control for each stereo channel. both the analogue and digital gains are adjusted by the same register, lag for the left and rag for the right. the analogue pga has a range of +24db to -21db in 0.5db steps. the digital gain control allows further attenuation (after the adc) from -21.5db to -103db in 0.5db steps. table 12 shows how the register maps the analogue and digital gains. lag/rag[7:0] attenuation level (at output) analogue pga digital attenuation 00(hex) - db (mute) -21db digital mute 01(hex) -103db -21db -82db : : : : a4(hex) -21.5db -21db -0.5db a5(hex) -21db -21db 0db : : : : cf(hex) 0db 0db 0db : : : : fe(hex) +23.5db +23.5db 0db ff(hex) +24db +24db 0db table 12 analogue and digital gain mapping for adc in addition a zero cross detect circuit is provided for the input pga. when zcla/zcra is set with a write, the gain will update only when the input signal approaches zero (midrail). this minimises audible clicks and zipper noise as the gain values change. a timeout clock is also provided which will generate an update after a minimum of 131072 master clocks (= ~10.5ms with a master clock of 12.288mhz). the timeout clock may be disabled by setting tod. register address bit label default description r7 (07h) 0000111 timeout clock disable 3 tod 0 analogue pga zero cross detect timeout disable 0 : timeout enabled 1: timeout disabled
product preview wm8591 w pp rev 1.0 may 2005 31 left and right inputs may also be independently muted. the lrboth control bit allows the user to write the same attenuation value to both left and right volume control registers, saving on software writes. the adc volume and mute also applies to the bypass signal path. register address bit label default description 7:0 lag[7:0] 11001111 (0db) attenuation data for left channel adc gain in 0.5db steps. see table 12. r14 (0eh) 0001110 attenuation adcl 8 zcla 0 left channel adc zero cross enable: 0: zero cross disabled 1: zero cross enabled 7:0 rag[7:0] 11001111 (0db) attenuation data for right channel adc gain in 0.5db steps. see table 12. r15 (0fh) 0001111 attenuation adcr 8 zcra 0 right channel adc zero cross enable: 0: zero cross disabled 1: zero cross enabled 0 mutera 0 mute for right channel adc 0: mute off 1: mute on 1 mutela 0 mute for left channel adc 0: mute off 1: mute on r21 (15h) 0010101 adc input mux 8 lrboth 0 right channel input pga controlled by left channel register 0: right channel uses rag and mutera 1: right channel uses lag and mutela
wm8591 product preview w pp rev 1.0 may 2005 32 adc/dac synchronization the wm8591 has a range of features which can be configured to enhance the performance of the adc and dac when operated simultaneously. register address bit label default description 6 adcmclkinv 0 adcmclk polarity: 0: non-inverted 1: inverted r11 (0bh) adc interface control 7 dacsyncen 0 enable the dac synchronizer: 0: disabled 1: enabled 0 adcsyncen 0 enable the adc synchronizer: 0: disabled 1: enabled 4 adcmclk2dac 0 set both adc and dac to use adcmclk: 0: dac uses dacmclk 1: dac uses adcmclk 5 adcmclkx2 0 allows dac synchronizer to synchronize to adc operating at 2x dac rate: 0: disabled 1: enabled 6 dacmclkinv 0 dacmclk polarity: 0: non-inverted 1: inverted 7 dacmclkx2 0 allows adc synchronizer to synchronize to dac operating at 2x adc rate: 0: disabled 1: enabled r28 (1ch) 0011100 adc/dac synchronization 8 dacmclk2adc 0 set both dac and adc to use dacmclk: 0: adc uses adcmclk 1: adc uses dacmclk
product preview wm8591 w pp rev 1.0 may 2005 33 limiter / automatic level control (alc) the wm8591 has an automatic pga gain control circuit, which can function as a peak limiter or as an automatic level control (alc). in peak limiter mode, a digital peak detector detects when the input signal goes above a predefined level and will ramp the pga gain down to prevent the signal becoming too large for the input range of the adc. when the signal returns to a level below the threshold, the pga gain is slowly returned to its starting level. the peak limiter cannot increase the pga gain above its static level. figure 21 limiter operation in alc mode, the circuit aims to keep a constant recording volume irrespective of the input signal level. this is achieved by continuously adjusting the pga gain so that the signal level at the adc input remains constant. a digital peak detector monitors the adc output and changes the pga gain if necessary. input signal signal after pga pga gain limiter threshold attack time decay time
wm8591 product preview w pp rev 1.0 may 2005 34 figure 22 alc operation the gain control circuit is enabled by setting the lcmode control bit. the user can select between limiter mode and three different alc modes using the lcsel control bits. register address bit label default description r17 (11h) 0010001 alc control 2 8 lcmode 1 alc/limiter select 0 = alc mode 1 = limiter mode r16 (10h) 0010000 alc control 1 8:7 lcsel 11 lc function select 00 = disabled 01 = right channel only 10 = left channel only 11 = stereo both the alc and limiter functions can operate in stereo or single channel modes. in stereo mode, the alc/limiter operates on both pgas. in single channel mode, only one pga is controlled by the alc/limiter mechanism, while the other channel runs independently with its pga gain set through the control register. when enabled, the threshold for the limiter or target level for the alc is programmed using the lct control bits. this allows the threshold/target level to be programmed between -1db and -16db in 1db steps. note that for the alc, target levels of -1db and -2db give a threshold of -3db. this is because the alc can give erroneous operation if the target level is set too high. register address bit label default description r16 (10h) 0010000 alc control 1 3:0 lct[3:0] 1110 (-1.5db) limiter threshold/alc target level in 1.5db steps: 0000: -22.5db fs 0001: -21db fs 1101: -3db fs 1110: -1.5db fs 1111: 0db fs hold time decay time attack time input signal signal after alc pga gain alc target level
product preview wm8591 w pp rev 1.0 may 2005 35 attack and decay times the limiter and alc have different attack and decay times which determine their operation. however, the attack and decay times are defined slightly differently for the limiter and for the alc. dcy and atk control the decay and attack times, respectively. decay time (gain ramp-up). when in alc mode, this is defined as the time that it takes for the pga gain to ramp up across 90% of its range (e.g . from C21db up to +20 db). when in limiter mode, it is defined as the time it takes for the gain to ramp up by 6db. the decay time can be programmed in power-of-two (2 n ) steps. for the alc this gives times from 33.6ms, 67.2ms, 134.4ms etc. to 34.41s. for the limiter this gives times from 1.2ms, 2.4ms etc., up to 1.2288s. attack time (gain ramp-down) when in alc mode, this is defined as the time that it takes for the pga gain to ramp down across 90% of its range (e.g. from +20db down to -21db gain). when in limiter mode, it is defined as the time it takes for the gain to ramp down by 6db. the attack time can be programmed in power-of-two (2 n ) steps, from 8.4ms, 16.8ms, 33.6ms etc. to 8.6s for the alc and from 250us, 500us, etc. up to 256ms. the time it takes for the recording level to return to its target value or static gain value therefore depends on both the attack/decay time and on the gain adjustment required. if the gain adjustment is small, it will be shorter than the attack/decay time. register address bit label default description lc attack (gain ramp-down) time 3:0 atk[3:0] 0010 alc mode 0000: 8.4ms 0001: 16.8ms 0010: 33.6ms (time doubles with every step) 1010 or higher: 8.6s limiter mode 0000: 250us 0001: 500us 0010: 1ms (time doubles with every step) 1010 or higher: 256ms lc decay (gain ramp-up) time r18 (12h) 0010010 alc control 3 7:4 dcy [3:0] 1001 alc mode 0000: 33.5ms 0001: 67.2ms 0010: 134.4ms .(time doubles for every step) 1001: 17.15s 1010 or higher: 34.3s limiter mode 0000: 1.2ms 0001: 2.4ms 0010: 4.8ms .(time doubles for every step) 1001: 614.4ms 1010 or higher: 1.2288s zero cross the pga has a zero cross detector to prevent gain changes introducing noise to the signal. in alc mode the register bit alczc allows this to be turned off if desired. register address bit label default description r17 (11h) 0010001 alc control 2 7 alczc 1 (enabled) pga zero cross enable: 0 : disabled 1: enabled
wm8591 product preview w pp rev 1.0 may 2005 36 maximum gain (alc only) and maximum attenuation to prevent low level signals being amplified too much by the alc, the maxgain register sets the upper limit for the gain. this prevents low level noise being over-amplified. the maxgain register has no effect on the limiter operation. the maxatten register sets a limit for the amount of attenuation below the static gain level that the limiter can apply. the maxatten register has no effect in alc mode. register address bit label default description r16 (10h) 0010000 alc control 1 6:4 maxgain 111 (+24db) set maximum gain for the pga (alc only): 111 : +24db 110 : +20db ..(-4db steps) 010 : +4db 001 : 0db 000 : 0db maximum attenuation of pga (limiter only) limiter (attenuation below static) 0000 to 0011 -3db 0100 -4db . (-1db steps) 1110 -14db r20 (14h) 0010100 limiter control 3:0 maxatten 0110 (-6db) 1111 -15db software register reset writing any value to register 0010111 will cause a register reset, resetting all register bits to their default values.
product preview wm8591 w pp rev 1.0 may 2005 37 register map the complete register map is shown below. the detailed description can be found in the relevant text of the device description. the wm8591 can be configured using the control interface. all unused bits should be set to 0. register b 15 b 14 b 13 b 12 b 11 b 10 b 9 b8 b7 b6 b5 b4 b3 b2 b1 b0 default (hex) r3 (03h) 0 0 0 0 0 1 1 u pdated lda[7:0] 0ff r4 (04h) 0 0 0 0 1 0 0 u pdated rda[7:0] 0ff r5 (05h) 0 0 0 0 1 0 1 u pdated mda[7:0] 0ff r6 (06h) 0 0 0 0 1 1 0 0 0 0 0 0 0 0 phase[1:0] 000 r7 (07h) 0 0 0 0 1 1 1 0 pl[3:0] tod izd atc dzcen 090 r9 (09h) 0 0 0 1 0 0 1 0 0 0 0 zflag pol dmute dzfm [1:0] deemph 004 r10 (0ah) 0 0 0 1 0 1 0 dacosr 0 0 dacwl[1:0] dacbcp daclrp dacfmt[1:0] 022 r11 (0bh) 0 0 0 1 0 1 1 adchpd d acsyncen adcmclkinv adcwl[1:0] adcbcp adclrp adcfmt[1:0] 022 r12 (0ch) 0 0 0 1 1 0 0 adcms dacms dacrate[2:0] adcosr adcrate[2:0] 122 r13 (odh) 0 0 0 1 1 0 1 0 0 0 0 0 0 dacpd adcpd pdwn 000 r14 (0eh) 0 0 0 1 1 1 0 zcla lag[7:0] 0cf r15 (0fh) 0 0 0 1 1 1 1 zcra rag[7:0] 0cf r16 (10h) 0 0 1 0 0 0 0 lcsel[1:0] maxgain[2:0] lct[3:0] 1fe r17 (11h) 0 0 1 0 0 0 1 lcmode alczc 0 0 0 0 0 0 0 180 r18 (12h) 0 0 1 0 0 1 1 0 dcy[3:0] atk[3:0] 092 r20 (14h) 0 0 1 0 1 0 0 0 0 0 0 0 maxatten[3:0] 006 r21 (15h) 0 0 1 0 1 0 1 lrboth 0 0 0 0 0 0 mutela mutera 000 r23 (17h) 0 0 1 0 1 1 1 software reset not reset r28 (1ch) 0 0 1 1 1 0 0 d acmclk2ad c d acmclkx2 d acmclkinv adcmclkx2 a dcmclk2dac bclk_rate 0 adcsyncen 000
wm8591 product preview w pp rev 1.0 may 2005 38 register address bit label default description 7:0 lda[7:0] 11111111 (0db) digital attenuation data for left channel dacl in 0.5db steps r3 (03h) 0000011 digital attenuation dacl 8 updated not latched controls simultaneous update of all attenuation latches: 0: store lda1 in intermediate latch (no change to output) 1: store lda1 and update attenuation on all channels 7:0 rda[6:0] 11111111 (0db) digital attenuation data for right channel dacr in 0.5db steps r4 (04h) 0000100 digital attenuation dacr 8 updated not latched controls simultaneous update of all attenuation latches: 0: store rda1 in intermediate latch (no change to output) 1: store rda1 and update attenuation on all channels 7:0 mda[7:0] 11111111 (0db) digital attenuation data for all dac channels in 0.5db steps r5 (05h) 0000101 master digital attenuation (all channels) 8 updated not latched controls simultaneous update of all attenuation latches: 0: store gain in intermediate latch (no change to output) 1: store gain and update attenuation on all channels r6 (06h) 0000110 phase swaps 1:0 phase 00 controls phase of dac outputs (left, right channel): 0: sets non inverted output phase 1: inverts phase of dac output 0 dzcen 0 dac digital volume zero cross enable: 0: zero cross detect disabled 1: zero cross detect enabled 1 atc 0 attenuator control: 0: all dacs use attenuations as programmed 1: right dac uses left dac attenuations 2 izd 0 infinite zero detection circuit control and automute control: 0: infinite zero detect automute disabled 1: infinite zero detect automute enabled 3 tod 0 dac and adc analogue zero cross detect timeout disable: 0 : timeout enabled 1: timeout disabled dac output control pl[3:0] left output right output pl[3:0] left output right output 0000 mute mute 1000 mute right 0001 left mute 1001 left right 0010 right mute 1010 right right 0011 (l+r)/2 mute 1011 (l+r)/2 right 0100 mute left 1100 mute (l+r)/2 0101 left left 1101 left (l+r)/2 0110 right left 1110 right (l+r)/2 r7 (07h) 0000111 dac control 7:4 pl[3:0] 1001 0111 (l+r)/2 left 1111 (l+r)/2 (l+r)/2
product preview wm8591 w pp rev 1.0 may 2005 39 register address bit label default description 0 deemph 0 de-emphasis mode select: 0 : normal mode 1: de-emphasis mode dzfm zflag1 zflag2 2:1 dzfm 00 00 01 10 11 disabled left channels zero both channels zero either channel zero disabled right channels zero both channels zero either channel zero 3 dmute 0 dac channel soft mute enables: 0: mute disabled 1: mute enabled zflag polarity zflagpol zflagl zflagr 0 pin pulls low to indicate zero condition, high impedance otherwise r9 (09h) 0001001 dac control 4 zflagpol 0 1 pin is high impedance when zero condition detected, pulls low otherwise 1:0 dacfmt[1:0] 01 dac interface format select: 00: right justified mode 01: left justified mode 10: i 2 s mode 11: dsp mode daclrc polarity or dsp early/late mode select 2 daclrp 0 left justified / right justified / i 2 s: 0: standard daclrc polarity 1: inverted daclrc polarity dsp mode: 0: early mode 1: late mode 3 dacbcp 0 dac bitclk polarity: 0: normal C din and daclrc sampled on rising edge of dacbclk 1: inverted - din and daclrc sampled on falling edge of dacbclk 5:4 dacwl[1:0] 10 dac input word length: 00: 16-bit mode 01: 20-bit mode 10: 24-bit mode 11: 32-bit mode (not supported in right justified mode) r10 (0ah) 0001010 dac interface control 8 dacosr 0 dac oversample rate select: 0: 128x oversampling 1: 64x oversapmling 1:0 adcfmt[1:0] 01 adc interface format select: 00: right justified mode 01: left justified mode 10: i 2 s mode 11: dsp mode adclrc polarity or dsp early/late mode select r11 (0bh) 0001011 adc interface control 2 adclrp 0 left justified / right justified / i 2 s: 0: standard adclrc polarity 1: inverted adclrc polarity dsp mode: 0: early mode 1: late mode
wm8591 product preview w pp rev 1.0 may 2005 40 register address bit label default description 3 adcbcp 0 adc bitclk polarity: 0: normal C adclrc sampled on rising edge of adcbclk; dout changes on falling edge of adcbclk 1: inverted - adclrc sampled on falling edge of adcbclk; dout changes on rising edge of adcbclk 5:4 adcwl[1:0] 10 adc input word length: 00: 16-bit mode 01: 20-bit mode 10: 24-bit mode 11: 32-bit mode (not supported in right justified mode) 6 adcmclkinv 0 adcmclk polarity: 0: non-inverted 1: inverted 7 dacsyncen 0 enable the dac synchronizer: 0: disabled 1: enabled 8 adchpd 0 adc high pass filter powerdown: 0: hp filter enabled 1: hp filter disabled 2:0 adcrate[2:0] 010 master mode adcmclk:adclrc ratio select: 010: 256fs 011: 384fs 100: 512fs 101: 768fs 3 adcosr 0 adc oversample rate select: 0: 128x oversampling 1: 64x oversampling 6:4 dacrate[2:0] 010 master mode dacmclk:daclrc ratio select: 000: 128fs 001: 192fs 010: 256fs 011: 384fs 100: 512fs 101: 768fs 7 dacms 0 dac master/slave interface mode select: 0: slave mode C daclrc and dacbclk are inputs 1: master mode Cdaclrc and dacbclk are outputs r12 (0ch) 0001100 master mode control 8 adcms 1 adc master/slave interface mode select: 0: slave mode C adclrc and adcbclk are inputs 1: master mode C adclrc and adcbclk are outputs 0 pdwn 0 chip powerdown control (works in tandem with adcpd and dacpd): 0: all circuits running, outputs are active 1: all circuits in power save mode, outputs muted 1 adcpd 0 adc powerdown: 0: adc enabled 1: adc disabled r13 (0dh) 0001101 pwr down control 2 dacpd 0 dac powerdown: 0: dac enabled 1: dac disabled
product preview wm8591 w pp rev 1.0 may 2005 41 register address bit label default description 7:0 lag[7:0] 11001111 (0db) attenuation data for left channel adc gain in 0.5db steps: 00000000 : digital mute 00000001 : -103db .. 11001111 : 0db 11111110 : +23.5db 11111111 : +24db r14 (0eh) 0001110 attenuation adcl 8 zcla 0 left adc zero cross enable: 0: zero cross disabled 1: zero cross enabled 7:0 rag[7:0] 11001111 (0db) attenuation data for right channel adc gain in 0.5db steps: 00000000 : digital mute 00000001 : -103db .. 11001111 : 0db 11111110 : +23.5db 11111111 : +24db r15 (0fh) 0001111 attenuation adcr 8 zcra 0 right adc zero cross enable: 0: zero cross disabled 1: zero cross enabled 3:0 lct[3:0] 1110 (-1.5db) limiter threshold/alc target level in 1.5db steps: 0000: -22.5db fs 0001: -21db fs 1101: -3db fs 1110: -1.5db fs 1111: 0db fs 6:4 maxgain[2:0] 111 (+24db) set maximum gain of pga: 111 : +24db 110 : +20db .(-4db steps) 010 : +4db 001 : 0db 000 : 0db r16 (10h) 0010000 alc control 1 8:7 lcsel[1:0] 11 (stereo) lc function select 00 = disabled 01 = right channel only 10 = left channel only 11 = stereo 7 alczc 1 (zero cross on) alc uses zero cross detection circuit. r17 (11h) 0010001 alc control 2 8 lcmode 1 alc/limiter select: 0 = alc mode 1 = limiter mode
wm8591 product preview w pp rev 1.0 may 2005 42 register address bit label default description alc/limiter attack (gain ramp-down) time 3:0 atk[3:0] 0010 (33.6ms/ 1ms) alc mode: 0000: 8.4ms 0001: 16.8ms 0010: 33.6ms (time doubles with every step) 1010 or higher: 8.6s limiter mode: 0000: 250us 0001: 500us 0010: 1ms (time doubles with every step) 1010 or higher: 256ms alc/limiter decay (gain ramp up) time r18 (12h) 0011000 alc control 3 7:4 dcy[3:0] 1001 (17.15s/ 614.4ms) alc mode: 0000: 33.5ms 0001: 67.2ms 0010: 134.4ms .(time doubles for every step) 1001: 17.15s 1010 or higher: 34.3s limiter mode: 0000: 1.2ms 0001: 2.4ms 0010: 4.8ms .(time doubles for every step) 1001: 614.4ms 1010 or higher: 1.2288s maximum attenuation of pga (limiter only) limiter (attenuation below static) 0000 to 0011 -3db 0100 -4db . (-1db steps) 1110 -14db r20 (14h) 0010100 limiter control 3:0 maxatten [3:0] 0110 (-6db) 1111 -15db 0 mutera 0 mute for right channel adc: 0: mute off 1: mute on 1 mutela 0 mute for left channel adc: 0: mute off 1: mute on r21 (15h) 0010101 adc mux control 8 lrboth 0 right channel input pga controlled by left channel register: 0: right channel uses rag and mutera 1: right channel uses lag and mutela r23 (17h) 0010111 software reset [8:0] reset not reset writing any value to this register will apply a reset to the device registers. 0 adcsyncen 0 enable the adc synchronizer: 0: disabled 1: enabled 3:2 bclk_rate 00 set adcbclk and dacbclk output rate in master mode: 00: bclk = mclk/4 (mclk in dsp mode) 01: bclk = mclk/4 (mclk in dsp mode) 10: bclk = 64fs 11: bclk = 128fs 4 adcmclk2dac 0 set both adc and dac to use adcmclk: 0: dac uses dacmclk 1: dac uses adcmclk r28 (1ch) 0011100 adc/dac synchronization 5 adcmclkx2 0 allows dac synchronizer to synchronize to adc operating at 2x dac rate: 0: disabled 1: enabled
product preview wm8591 w pp rev 1.0 may 2005 43 register address bit label default description 6 dacmclkinv 0 dacmclk polarity: 0: non-inverted 1: inverted 7 dacmclkx2 0 allows adc synchronizer to synchronize to dac operating at 2x adc rate: 0: disabled 1: enabled 8 dacmclk2adc 0 set both dac and adc to use dacmclk: 0: adc uses adcmclk 1: adc uses dacmclk
wm8591 product preview w pp rev 1.0 may 2005 44 digital filter characteristics parameter test conditions min typ max unit adc filter 0.01 db 0 0.4535fs passband -6db 0.5fs passband ripple 0.01 db stopband 0.5465fs stopband attenuation f > 0.5465fs -65 db group delay 22 fs dac filter 0.05 db 0.454fs passband -3db 0.487 fs passband ripple f < 0.444fs 0.05 db stopband 0.555fs stopband attenuation f > 0.555fs -60 db group delay 19 fs table 13 digital filter characteristics
product preview wm8591 w pp rev 1.0 may 2005 45 dac filter responses -120 -100 -80 -60 -40 -20 0 0 0.5 1 1.5 2 2.5 3 response (db) frequency (fs) figure 23 dac digital filter frequency response -44.1, 48 and 96khz -0.2 -0.15 -0.1 -0.05 0 0.05 0.1 0.15 0.2 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 response (db) frequency (fs) figure 24 dac digital filter ripple -44.1, 48 and 96khz -80 -60 -40 -20 0 0 0.2 0.4 0.6 0.8 1 response (db) frequency (fs) figure 25 dac digital filter frequency response (with dacosr = 1) -192khz -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 response (db) frequency (fs) figure 26 dac digital filter ripple (with dacosr = 1) - 192khz
wm8591 product preview w pp rev 1.0 may 2005 46 adc filter responses -80 -60 -40 -20 0 0 0.5 1 1.5 2 2.5 3 response (db) frequency (fs) figure 27 adc digital filter frequency response -0.02 -0.015 -0.01 -0.005 0 0.005 0.01 0.015 0.02 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 response (db) frequency (fs) figure 28 adc digital filter ripple adc high pass filter the wm8591 has a selectable digital highpass filter to remove dc offsets. the filter response is characterised by the following polynomial. figure 29 adc highpass filter response 1 - z -1 1 - 0.9995z -1 h(z) = -15 -10 -5 0 0 0.0005 0.001 0.0015 0.002 response (db) frequency (fs)
product preview wm8591 w pp rev 1.0 may 2005 47 digital de-emphasis characteristics -10 -8 -6 -4 -2 0 0 2 4 6 8 10 12 14 16 response (db) frequency (khz) figure 30 de-emphasis frequency response (32khz) -3 -2.5 -2 -1.5 -1 -0.5 0 0.5 1 0 2 4 6 8 10 12 14 16 response (db) frequency (khz) figure 31 de-emphasis error (32khz) -10 -8 -6 -4 -2 0 0 5 10 15 20 response (db) frequency (khz) figure 32 de-emphasis frequency response (44.1khz) -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0 5 10 15 20 response (db) frequency (khz) figure 33 de-emphasis error (44.1khz) -10 -8 -6 -4 -2 0 0 5 10 15 20 response (db) frequency (khz) figure 34 de-emphasis frequency response (48khz) -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 0 5 10 15 20 response (db) frequency (khz) figure 35 de-emphasis error (48khz)
wm8591 product preview w pp rev 1.0 may 2005 48 applications information recommended external components figure 36 recommended external components
product preview wm8591 w pp rev 1.0 may 2005 49 package dimensions notes: a. all linear dimensions are in millimeters. b. this drawing is subject to change without notice. c. body dimensions do not include mold flash or protrusion, not to exceed 0.20mm. d. meets jedec.95 mo-150, variation = ah. refer to this specification for further details. dm007.d ds: 28 pin ssop (10.2 x 5.3 x 1.75 mm) symbols dimensions (mm) min nom max a ----- ----- 2.0 a 1 0.05 ----- 0.25 a 2 1.65 1.75 1.85 b 0.22 0.30 0.38 c 0.09 ----- 0.25 d 9.90 10.20 10.50 e e 7.40 7.80 8.20 5.00 5.30 5.60 l 0.55 0.75 0.95 a a2 a1 14 1 15 28 e1 e c l gauge plane 0.25 e b d seating plane -c- 0.10 c ref: jedec.95, mo-150 e 1 l 1 0.125 ref 0.65 bsc l 1 0 o 4 o 8 o
wm8591 product preview w pp rev 1.0 may 2005 50 important notice wolfson microelectronics plc (wm) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. all products are sold subject to the wm terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. wm warrants performance of its products to the specifications applicable at the time of sale in accordance with wms standard warranty. testing and other quality control techniques are utilised to the extent wm deems necessary to support this warranty. specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. in order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards. wolfson products are not authorised for use as critical components in life support devices or systems without the express written approval of an officer of the company. life support devices or systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a significant injury to the user. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. wm assumes no liability for applications assistance or customer product design. wm does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of wm covering or relating to any combination, machine, or process in which such products or services might be or are used. wms publication of information regarding any third partys products or services does not constitute wms approval, license, warranty or endorsement thereof. reproduction of information from the wm web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. representation or reproduction of this information with alteration voids all warranties provided for an associated wm product or service, is an unfair and deceptive business practice, and wm is not responsible nor liable for any such use. resale of wms products or services with statements different from or beyond the parameters stated by wm for that product or service voids all express and any implied warranties for the associated wm product or service, is an unfair and deceptive business practice, and wm is not responsible nor liable for any such use. address: wolfson microelectronics plc westfield house 26 westfield road edinburgh eh11 2qb united kingdom tel :: +44 (0)131 272 7000 fax :: +44 (0)131 272 7001 email :: sales@wolfsonmicro.com

▲Up To Search▲

Price & Availability of WM8591GEDSRV

	To Download WM8591GEDSRV Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .